
COMMERCIALTEMPERATURERANGE
IDTCV115-2
PROGRAMMABLEFLEXPC CLOCKFORP4PROCESSOR
3
PIN DESCRIPTION
Pin Number
Name
Type
Description
1VDD_PCI
PWR
3.3V
2VSS_PCI
GND
3
PCI2
OUT
PCI clock
4
PCI3
OUT
PCI clock
5
PCI4/Turbo1
OUT
PCI clock output or Turbo input. Byte 30, bit 3 mode selection. Byte 30, bit 3 = 1, PCI clock. 0 = Turbo
mode. In Turbo mode, 1 = load TCN and TPN into CPU and SRC PLL.
6VSS_PCI
GND
7VDD_PCI
PWR
3.3V
8
PCIF0/ITP_EN
I/0
PCI clock, free running. CPU_2 select (sampled at VTT_PWRGD assertion), HIGH = CPU_2.
9
PCIF1
OUT
PCI clock,
10
PCIF2
OUT
PCI clock,
11
VDD_48
PWR
3.3V
12
FS_B/USB48
I/O
CPU Frequency selection. 48MHz afterward.
13
VSS_48
GND
14
DOT_96T
OUT
96MHz 0.7V current mode differential clock output
15
DOT_96C
OUT
96MHz 0.7V current mode differential clock output
16
VTT_PWRGD/PWRDWN#
I/O
3.3V LVTTL input is a level-sensitive strobe used to latch the FS_A, FS_B, FS_C/TEST_SEL and
PCIF_0/ITP_EN inputs. After VTT_PWRGD assertion, active HIGH, becomes a real-time input for
asserting power down (active LOW). Internal pull HIGH.
17
SRCT1
OUT
Differential Serial reference clock
18
SRCC1
OUT
Differential Serial reference clock
19
VDD_SRC
PWR
3.3V
20
VSS
GND
21
SRCT2
OUT
Differential Serial reference clock
22
SRCC2
OUT
Differential Serial reference clock
23
SRCT3
OUT
Differential Serial reference clock
24
SRCC3
OUT
Differential Serial reference clock
25
VSS
GND
26
SRCT4_SATA
OUT
SATA clock
27
SRCC4_SATA
OUT
SATA clock
28
VDD_SRC
PWR
3.3V
29
VSS_SRC
GND
30
SRCC5
OUT
Differential Serial reference clock
31
SRCT5
OUT
Differential Serial reference clock
32
SRCC6
OUT
Differential Serial reference clock
33
SRCT6
OUT
Differential Serial reference clock
34
VDD_SRC
PWR
3.3V
35
CPUC2_ITP/ SRCC7
OUT
Selectable CPU or SRC differential clock output. ITP_EN=0 @ VTT_PWRGD assertion = SRC_7
36
CPUT2_ITP/ SRCT7
OUT
Selectable CPU or SRC differential clock output. ITP_EN=0 @ VTT_PWRGD assertion = SRC_7
37
Turbo2
I N
Load TCN2 into CPU PLL. Disabled at power on (see Byte 26).
38
Reset#
OUT
Resetoutput
39
IREF
OUT
Referencecurrentfordifferentialoutputbuffer
40
VSS
GND
41
CPUC1
OUT
Host 0.7V current mode differential clock output
42
CPUT1
OUT
Host 0.7V current mode differential clock output
43
VDD_CPU
PWR
3.3V
44
CPUC0
OUT
Host 0.7V current mode differential clock output
45
CPUT0
OUT
Host 0.7V current mode differential clock output
46
SDA
I/O
SMBus data